

	Prepare an optimized POE of code fragment below for the static pipeline of point B1			
	<i>un-optimized</i>			<i>optimized</i>
	ADDI R1,R0,0000AAAAACC0hex			
loop	LD F3,0(R1)			
	ADDF F2,F1,F1			
	LD F4,-8(R1)			
	MULTF F4,F3,F2			
	ADDF F5,F4,F2			
	ST F5,8(R1)			
	ADDI R1,R1,16			
	BLI R1,0000AAAF000hex,loop			

[illegible]

		cache	dim. KB	block B	assoc.	latency clock	disp	index	tag
	A) A processor embeds two cores that have private L1 and L2 caches, L3 is shared. The caches obey the MESI protocol and have the structure in the table: Addresses are 48-bit long. Write operations are managed with a write-back policy.	L1	128	32	2	4			
		L2	2024	64	4	8			
		L3	8096	64	8	16			
	B4) Compute the number of D-cache hit and miss for the execution of the un-optimised loop, assuming the loop is executed on a single core on the cache hierarchy of exercise A) <i>repeated above</i>								
	ADDI R1,R0,0000AAAAAC0hex								
loop	LD F3,0(R1)								
	ADDF F2,F1,F1								
	LD F4,-8(R1)								
	MULTF F4,F3,F2								
	ADDF F5,F4,F2								
	ST F5,8(R1)								
	ADDI R1,R1,16								
	BLI R1,0000AAAF000hex,loop								

C) Each core of the processor described in A) is organized as a superscalar, 2-way pipeline, that fetches, decodes issues and retires (commits) bundles containing each 2 instructions. The front-end in-order section (fetch and decode) consists of 3 stages for fetch and 2 stage for decode. The issue logic takes 1 clock cycle, if the instructions in the bundle are independent, otherwise it takes 2 clock cycles. The architecture supports dynamic speculative execution, and control dependencies from branches are solved when the branch evaluates the condition, even if it is not at commit. The execution model obeys the attached state transition diagram. There is a functional unit (FUs) Int1 for integer arithmetics (arithmetic and logical instructions, branches and jumps, no multiplication), 1 FUs FAdd1 for floating point addition/subtraction, 1 FU FMult1 for floating point multiplication, and a FU for division, FDiv1.					
There are 8 integer (R0-R11) and 8 floating point (F0-F11) registers. Speculation is handled through a 8-entry ROB, a pool of 4 Reservation Stations (RS) Rs1-4 shared among all FUs, 1 load buffer Load1, 1 store buffer Store1 (see the attached execution model): an instruction bundle is first placed in the ROB (if two entries are available), then up to 2 instructions are dispatched to the shared RS (if available) when they are ready for execution and then executed in the proper FU. FUs are pipelined (except for the float division unit, which is blocking) and have the latencies quoted in the following table:					
		Int - 1	Fadd - 2		
		Fmult - 2	Fdiv - 8		
		cache	dim. KB	block B	assoc.
The processor embeds two cores that have private L1 and L2 caches, L3 is shared. The caches obey the MESI protocol and have the structure in the table: Addresses are 48-bit long. Write operations are managed with a write-back policy.					latency clock
		L1	128	32	2
		L2	2024	64	4
		L3	8096	64	8
The miss cost is 30 clock cycles					16

C2) Show the status at the time of issue of PC03 in the second iteration

Time of issue:


	Reservation station and load/store buffers							
	Busy	Op	Vj	Vk	ROBj	ROBk	ROB pos	Address
Rs1								
Rs2								
Rs3								
Rs4								
Load1								
Store1								

	Result Register status							
	R0	R1	R2	R3	R4	R5	R6	R7
Integer								
ROB pos								
state								
Float.	F0	F1	F2	F3	F4	F5	F6	F7
ROB pos								
state								

Reorder Buffer (ROB)					
ROB Entry#	Busy	Op	Destination	Status	Value
0					
1					
2					
3					
4					
5					
6					
7					

ROBj ROBk: sources not yet available

ROB pos: ROB entry number where instruction is located



Decoupled execution model for bundled (paired) instructions

The state diagram depicts the model for a dynamically scheduled, speculative execution microarchitecture equipped with a Reorder Buffer (ROB) and a set of Reservation Stations (RS). The ROB and RSs are allocated during the ISSUE phase, denoted as RAT (Register Alias Allocation Table) in INTEL microarchitectures, as follows: a bundle (2 instructions) if fetched from the QUEUE of decoded instructions and ISSUED if there is a pair of consecutive entries in the ROB (head and tail of the ROB queue do not match); a maximum of two instructions are moved into the RS (if available) when all of their operands are available. Access memory instructions are allocated in the ROB and then moved to a load/store buffer (if available) when operands (address and data, if proper) are available .

States are labelled as follows:

WO:	Waiting for Operands (at least one of the operands is not available)
RE:	Ready for Execution (all operands are available)
DI:	Dispatched (posted to a free RS or load/store buffer)
EX:	Execution (moved to a load/store buffer or to a matching and free UF)
WB:	Write Back (result is ready and is returned to the Rob by using in exclusive mode the Common Data Bus CDB)
RR:	Ready to Retire (result available or STORE has completed)
CO:	Commit (result is copied to the final ISA register)

State transitions happen at the following events:

<i>from</i> QUEUE <i>to</i> WO:	ROB entry available, operand missing
<i>from</i> QUEUE <i>to</i> RE:	ROB entry available, all operands available
<i>loop at</i> WO:	waiting for operand(s)
<i>from</i> WO <i>to</i> RE:	all operands available
<i>loop at</i> RE:	waiting for a free RS or load/store buffer
<i>from</i> RE <i>to</i> DI:	RS or load/store buffer available
<i>loop on</i> DI:	waiting for a free UF
<i>from</i> DI <i>to</i> EX:	UF available
<i>loop at</i> EX:	multi-cycle execution in a UF, or waiting for CDB
<i>from</i> EX <i>to</i> WB:	result written to the ROB with exclusive use of CDB
<i>from</i> EX <i>to</i> RR:	STORE completed, branch evaluted
<i>loop at</i> RR:	instruction completed, not at the head of the ROB, or bundled with a not RR instruction
<i>from</i> RR <i>to</i> CO:	bundle of RR instructions at the head of the ROB, no exception raised

Resources

Register-to-Register instructions hold resources as follows:

ROB:	from state WO (or RE) up to CO, inclusive;
RS:	state DI
UF:	EX and WB

Load/Store instructions hold resources as follows:

ROB:	from state WO (or RE) up to CO, inclusive;
Load buffer:	from state WO (or RE) up to WB
Store buffer:	from state WO (or RE) up to EX (do not use WB)

Forwarding: a write on the CDB (WB) makes the operand available to the consumer in the same clock cycle. If the consumer is doing a state transition from QUEUE to WO or RE, that operand is made available; if the consumer is in WO, it goes to RE in the same clock cycle of WB for the producer.

Branches: they compute Next-PC and the branch condition in EX and optionally forward Next-PC to the “in-order” section of the pipeline (Fetch states) in the next clock cycle. They do not enter WB and go to RR instead.