

Q1) LD R1, (0x000AFAF)

This is a 32-bit (4-byte) load and it should be 4-byte aligned, but it is not. The proper aligned address should be 0000AFAC (least two significant bits ~~bits~~ set to 0).


The caches are loaded always from properly aligned memory addresses (L3 64-byte aligned, L2 32-byte and L1 16-byte).

By decomposing 0x000AFAF into its TAG-INDEX-DISP

00000000000000001010111110101111	
00000000000000001010111110101111	L1
TAG INDEX DISP	
000000000000000001010111110101111	L2
TAG INDEX DISP	
0000000000000000001010111110101111	L3
TAG INDEX DISP	

one obtains the following pattern of blocks for the LD

L3: 64-byte block 0000AF80 ÷ 0000AFBF



the LD requires two blocks from L1 ^{4 bytes}

L1 index: FA first block FB second block

L2 index: 57D

L3 index: 2BE

Blocks are placed in one of the available ways