

a) follows

ST (X), R2 X must be chosen according to the block placement in L1, L2, L3 as resulting from the LD R1, (0x0000AF8F) just described.

Therefore, assuming X is 4-byte aligned

hit L1 0x0000AF8F ± 0x0000AFBC
miss L1, hit L2 not possible
miss L1, L2 hit L3 0x0000AF8F ± 0x0000AF9C
miss L3 X ≤ 0x0000AF7C; X ≥ AFcF

B) DDR2 - 1066 bus clock 533 MHz
processor clock 2,33 GHz $\frac{\text{block}}{\text{bus clock}} = \frac{2.33 \cdot 10^9}{533 \cdot 10^6} = 4,37$

L3 code block = 64 bytes

Memory banks = 2 each 16 bytes $n_{\text{echichans}} = \frac{64}{16 \cdot 2} = 2$

$T_{\text{transf}} = 0,5$ (double data rate)

Bus width = 8 bytes

$$T_{\text{miss (bus clock cycles)}} = T_{\text{add}} + n_{\text{echichans}} \cdot T_{\text{activet.}} + n_{\text{trans}} \cdot T_{\text{transf}}$$
$$= 1 + 2 \cdot 3 + \frac{64}{8} \cdot 0,5 = 1 + 6 + 4 = 11$$

$$T_{\text{miss (processor clock cycle)}} = \lceil 11 \cdot 4,37 \rceil = 49$$